Datasheet4U Logo Datasheet4U.com

PLL600-20 - (PLL600-10/20/30) Ultra Low Current XO

This page provides the datasheet information for the PLL600-20, a member of the PLL600-10 (PLL600-10/20/30) Ultra Low Current XO family.

Datasheet Summary

Description

The PLL600-10/-20/-30 form a low cost family of XO dies, designed to consume the lowest current on the market for the 5MHz to 52MHz range.

It accepts input crystal from 10 to 52MHz (fundamental resonant mode) and offers (PLL600-10 only) a selectable divider by 2 or no division.

Features

  • w.
  • w w Low phase noise (-130 dBc @ 10kHz offset at 30MHz). CMOS output with OE tri-state control. Selectable oscillator “on” or “off” feature in output disable mode Ultra Low current consumption (.

📥 Download Datasheet

Datasheet preview – PLL600-20

Datasheet Details

Part number PLL600-20
Manufacturer PhaseLink
File Size 389.54 KB
Description (PLL600-10/20/30) Ultra Low Current XO
Datasheet download datasheet PLL600-20 Datasheet
Additional preview pages of the PLL600-20 datasheet.

📁 Similar Datasheet

  • PLL0210A - PHASE LOCKED LOOP (Z-Communications)
  • PLL0930A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL102-03 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-04 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-05 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-10 - Low Skew Output Buffer (PhaseLink Corporation)
  • PLL102-108 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
  • PLL102-109 - Programmable DDR Zero Delay Clock Driver (PhaseLink Corporation)
  • PLL102-15 - Low Skew Output Buffer (PhaseLink Corporation)
Other Datasheets by PhaseLink
  • PLL600-27 - (PLL600-17/27/37) Ultra Low Current XO
  • PLL600-10 - (PLL600-10/20/30) Ultra Low Current XO
  • PLL600-17 - (PLL600-17/27/37) Ultra Low Current XO
  • PLL600-30 - (PLL600-10/20/30) Ultra Low Current XO
  • PLL600-37 - (PLL600-17/27/37) Ultra Low Current XO
  • PLL601-01 - Low Phase Noise PLL Clock Multiplier
  • PLL601-02 - Low Phase Noise PLL Clock Multiplier
  • PLL601-12 - Dual Output PLL Clock

Full PDF Text Transcription

Click to expand full text
FEATURES • • • w • • • • • • • • w w Low phase noise (-130 dBc @ 10kHz offset at 30MHz). CMOS output with OE tri-state control. Selectable oscillator “on” or “off” feature in output disable mode Ultra Low current consumption (<2.5mA, <2mA, <1.3mA at 27MHz respectively for PLL600-10, PLL600-20, and PLL600-30) Ultra Low disable mode current (<2uA when disabled with osc. off) 10 to 52MHz fundamental crystal input. Selectable divider by 2 (PLL600-10 only). 12mA drive capability at TTL output. Low jitter (RMS): 2.5ps period jitter. 2.25V to 3.63V DC operation. Available in die (fits 5x3.2 low profile substrate). .D at h S a t e e Ultra Low Current XO (Crystals from 10 MHz to 52 MHz) PAD LAYOUT 8 1 2 7 6 3 5 4 4U .
Published: |