PLL600-27 Datasheet, PhaseLink

*
*
*
* w
*
*
*
*
*
*
* w w Low phase noise (-130 dBc @ 10kHz offset). CMOS output with OE tri-state control. Selectable os.

requiring low current frequency sources, such as handheld devices. BLOCK DIAGRAM SEL Reference Divider XIN XOUT XTAL .