900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






Philips

74HC03 Datasheet Preview

74HC03 Datasheet

Quad 2-input NAND gate

No Preview Available !

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT03
Quad 2-input NAND gate
Product specification
File under Integrated Circuits, IC06
December 1990




Philips

74HC03 Datasheet Preview

74HC03 Datasheet

Quad 2-input NAND gate

No Preview Available !

Philips Semiconductors
Quad 2-input NAND gate
Product specification
74HC/HCT03
FEATURES
Level shift capability
Output capability: standard (open drain)
ICC category: SSI
GENERAL DESCRIPTION
The 74HC/HCT03 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT03 provide the 2-input NAND function.
The 74HC/HCT03 have open-drain N-transistor outputs,
which are not clamped by a diode connected to VCC. In
the OFF-state, i.e. when one input is LOW, the output
may be pulled to any voltage between GND and VOmax.
This allows the device to be used as a LOW-to-HIGH or
HIGH-to-LOW level shifter. For digital operation and
OR-tied output applications, these devices must have a
pull-up resistor to establish a logic HIGH level.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
tPZL/ tPLZ
CI
CPD
PARAMETER
propagation delay
input capacitance
power dissipation capacitance per gate
CONDITIONS
TYPICAL
HC HCT
CL = 15 pF; RL = 1 k; VCC = 5 V 8
3.5
10
3.5
notes 1, 2 and 3
4.0 4.0
UNIT
ns
pF
pF
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD = CPD × VCC2× fi + (CL × VCC2 × fo) + (VO2/RL) × duty factor LOW, where:
fi = input frequency in MHz
fo = output frequency in MHz
VO = output voltage in V
CL = output load capacitance in pF
VCC = supply voltage in V
RL = pull-up resistor in M
(CL × VCC2 × fo) = sum of outputs
(VO2/RL) = sum of outputs
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V
3. The given value of CPD is obtained with:
CL = 0 pF and RL =
ORDERING INFORMATION
See “74HC/HCT/HCU/HCMOS Logic Package Information”.
December 1990
2


Part Number 74HC03
Description Quad 2-input NAND gate
Maker Philips
Total Page 8 Pages
PDF Download

74HC03 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 74HC00 Quad 2-input NAND gate
Philips
2 74HC00 QUADRUPLE 2-INPUT NAND GATES
Diodes
3 74HC00 Quad 2-input NAND gate
NXP
4 74HC00 Quad 2-input NAND gate
nexperia
5 74HC00-Q100 Quad 2-input NAND gate
nexperia
6 74HC01 Quad. 2-input NAND Gates (with open drain outputs)
Hitachi
7 74HC02 Quad 2-input NOR gate
Philips
8 74HC02 Quad 2-input NOR gate
NXP Semiconductors
9 74HC02 Quad 2-input NOR gate
nexperia





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy