Datasheet4U Logo Datasheet4U.com

74HC10 - Triple 3-input NAND gate

📥 Download Datasheet

Preview of 74HC10 PDF
datasheet Preview Page 2 datasheet Preview Page 3

74HC10 Product details

Description

74HC/HCT10 The 74HC/HCT10 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).They are specified in compliance with JEDEC standard no.7A.The 74HC/HCT10 provide the 3-input NAND function.QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns TYPICAL SYMBOL tPHL/ tPLH CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fO) where: fi = input frequency in MHz fo = output freque

Features

📁 74HC10 Similar Datasheet

  • 74HC10-Q100 - Triple 3-input NAND gate (nexperia)
  • 74HC107-Q100 - Dual JK flip-flop (nexperia)
  • 74HC107D - Dual JK flip-flop (nexperia)
  • 74HC109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
  • 74HC109-Q100 - Dual JK flip-flop (nexperia)
  • 74HC109D - Dual JK flip-flop (nexperia)
  • 74HC10D - Triple 3-input NAND gate (nexperia)
  • 74HC11-Q100 - Triple 3-input AND gate (nexperia)
Other Datasheets by Philips
Published: |