HYB25D512400DE - 512M DDR SDRAM

Product Overview

Qimonda

Datasheet Details

Part number	HYB25D512400DE
Manufacturer	Qimonda
File Size	2.42 MB
Description	512M DDR SDRAM
Datasheet	HYB25D512400DE Datasheet
Additional preview pages of the HYB25D512400DE datasheet.

Product details

Description

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Features

es Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is center-aligned with data for writes Differential clock inputs (CK and CK) Four internal banks for concurrent operation Data mask (DM) for write data DLL aligns DQ and DQS transitions with CK transitions Commands entered on each positive CK edge; data and data mask re.

📁 Similar Datasheet

HYB25D512400AT - 512Mbit Double Data Rate SDRAM (Infineon Technologies AG)
HYB25D512400BC - 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512400BE - 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512400BT - 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512160AT - 512Mbit Double Data Rate SDRAM (Infineon Technologies AG)
HYB25D512160BC - 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512160BE - 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512160BF - 512Mbit Double Data Rate SDRAM (Infineon)

Other Datasheets by Qimonda

HYB25D512400DF - 512M DDR SDRAM
HYB25D512400DT - 512M DDR SDRAM
HYB25D512400BF - 512-Mbit Double-Data-Rate SDRAM
HYB25D512400CC - (HYB25D512xx0Cx) DDR SDRAM
HYB25D512400CE - (HYB25D512xx0Cx) DDR SDRAM
HYB25D512400CF - (HYB25D512xx0Cx) DDR SDRAM

Published: Feb 21, 2009 |