V7001 controller equivalent, sdr-sdram memory controller.
* JEDEC standard SDR-SDRAM supported
* Transaction pipeline for maximum utilization of the Memory Bus
* 3 Request buffers for transaction pipeline
* Suppo.
* Can be easily interfaced to any SoC designs that need to interact with SDR-SDRAM
* In embedded memory intensiv.
Image gallery
Download