©2005 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
Realtek provides this document “as is”, without warranty of any kind, neither expressed nor implied,
including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in
this document or in the product described in this document at any time. This document could include
technical inaccuracies or typographical errors.
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document
are trademarks/registered trademarks of their respective owners.
USING THIS DOCUMENT
This document is intended for the hardware and software engineer’s general information on the Realtek
Though every effort has been made to ensure that this document is current and accurate, more
information may have become available subsequent to the production of this guide. In that event, please
contact your Realtek representative for additional information that may help in the development process.
Power Dissipation: Remove 2.5V power consumption
100Mbps Network Interface: R5 is changed from 5.6K to 5.9K
Reset, and Transmit Bias(RTSET): R5 is changed from 5.6K to 5.9K
Schematic Layout: R5 is changed from 5.6K to 5.9K
Reset and other pins: Add pin description for pin 32 and pin 8
Power and Ground pins: Remove pin description of pin 32 and pin 8
3.3V power supply and voltage conversion circuit: Add description:
“Strongly emphasize here, could not provide external 2.5V produced by
any other power device for PWFBOUT and PWFBIN”.
1. Modify net label: Pin32: AVDD25 -> PWFBOUT
Pin8: DVDD25-> PWFBIN
2. Add pull-high resistor for MDIO
3. Modify ResetB circuit to meet wake-on-LAN application
Cosmetic layout changes
Single Chip Single Port 10/100M Fast Ethernet Phyceiver
Track ID: JATR-1076-21 Rev. 1.3