900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Rohm Semiconductor Electronic Components Datasheet

BU90T82 Datasheet

27bit LVDS Dual-out Transmitter

No Preview Available !

Datasheet
LVDS Interface LSI
27bit LVDS Dual-out Transmitter
BU90T82
General Description
The BU90T82 transmitter operates from 10MHz to
174MHz wide clock range, and 27bits data of parallel
CMOS level inputs (R/G/B24bits and VSYNC, HSYNC,
DE) are converted to eight channels of LVDS data
stream. Data is transmitted seven times (7X) stream and
reduce cable number by 3(1/3) or less.
The BU90T82 has low swing mode to be able to expect
further low power and low EMI.
Flexible Input/Output mode support various application
interfaces.
Features
27bits data of parallel LVCMOS level inputs are
converted to 4 or 8 channels of LVDS data stream.
The maximum data rate is 1218Mbps/Lane
Support clock frequency from 10MHz up to 174MHz
Flexible Input/Output mode
1. Single in / Single LVDS out
2. Single in / Dual LVDS out
3. Double edge Single in / Dual LVDS out
4. Single in / Distribution LVDS out
Key Specifications
Supply Voltage Range VDD
VDDIO
Operating Frequency
Operating Temperature Range
1.62 to 1.98 V
1.62 to 3.60 V
10 to 174 MHz
-40 to +85
Package
SBGA072T070A
(Typ) (Typ) (Max)
7.0mm×7.0mm×1.2mm
Applications
Security camera, Digital camera
Tablet
Flat Panel Display
Power down mode
Clock edge selectable
6bit/8bit mode selectable
LVDS output mapping selectable (VESA/JIEDA)
Support reduced swing LVDS for low EMI
Support LVDS Outputs pin reverse function
Support spread spectrum clock generator input
Block Diagram
LVCMOS Input
CLKIN
(10MHz - 174MHz)
TCLK1 +/-
LVDS Output
PLL
TCLK2 +/-
(10MHz - 174MHz)
R1[7:0]
G1[7:0]
B1[7:0]
HSYNC
VSYNC
DE
PWDN
OE
RS
RF
6B8B
MAP
MODE
DDRN
FLIP
PRBS
TEST
8
8
8
Data Mapping
Parallel to Serial
Converter
Parallel to Serial
Converter
TA1 +/-
TB1 +/-
TC1 +/-
TD1 +/-
LVDS Channel1
TA2 +/-
TB2 +/-
TC2 +/-
TD2 +/-
LVDS Channel2
Figure 1. Block Diagram
Product structure : Silicon monolithic integrated circuit
.www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 14 • 001
This product has no designed protection against radioactive rays
1/25
TSZ02201-0L2L0H500270-1-2
06.July.2016 Rev.003


Rohm Semiconductor Electronic Components Datasheet

BU90T82 Datasheet

27bit LVDS Dual-out Transmitter

No Preview Available !

BU90T82
Contents
Datasheet
General Description....................................................................................................................................................1
Key Specifications ......................................................................................................................................................1
Package
W(Typ) x D(Typ) x H(Max)....................................................................................................1
Applications ................................................................................................................................................................1
Features .......................................................................................................................................................................1
Block Diagram.............................................................................................................................................................1
Figure 1. Block Diagram .........................................................................................................................................1
Pin Configuration........................................................................................................................................................4
Figure 2. Pin Configuration ....................................................................................................................................4
Pin Description............................................................................................................................................................5
Absolute Maximum Ratings (Ta = 25°C) ...................................................................................................................6
Recommended Operating Conditions (Ta= -40°C to +85°C)...................................................................................6
DC Characteristics......................................................................................................................................................6
AC Characteristics......................................................................................................................................................7
Figure 3. LVDS Output AC Timing Diagrams ........................................................................................................7
Figure 4. LVCMOS Input AC Timing Diagrams .....................................................................................................8
Figure 5. LVCMOS Input AC Timing Diagrams (DDRN=L) ...................................................................................8
LVDS Output AC Timing Diagrams ...........................................................................................................................9
Figure 6. LVDS Output AC Timing Diagrams ........................................................................................................9
Phase Locked Loop Set Time ..................................................................................................................................9
Figure 7. Phase Locked Loop Set Time ................................................................................................................9
Supply Current ..........................................................................................................................................................10
Figure 8. Gray Scale Pattern, Worst Case Pattern .............................................................................................10
LVCMOS Data Inputs Pixel Map Table ....................................................................................................................11
Output Mode Select on MODE, DDRN Pins............................................................................................................12
Figure 9. Output Mode Select on MODE,DDRN Pins .........................................................................................12
DE Input Timing Diagrams.......................................................................................................................................12
Figure 10. Dual-out mode DE Input Timing Diagrams (MODE=L) ....................................................................12
Single-in / Single-out Mode......................................................................................................................................13
Figure 11. Single-in / Single-out Mode ................................................................................................................13
Single-in / Dual-out Mode.........................................................................................................................................13
Figure 12. Single-in / Dual-out Mode ...................................................................................................................13
Single-in / Distribution-out Mode ............................................................................................................................14
Figure 13. Single-in / Distribution-out Mode.......................................................................................................14
Single-in / DDR Dual-out Mode................................................................................................................................14
Figure 14. Single-in / DDR Dual-out Mode ..........................................................................................................14
LVDS Output Data mapping Table (6B8B = L)..........................................................................................................15
Figure 15. 8bit mode LVDS output mapping.......................................................................................................15
www.rohm.com
© 2014 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 15 • 001
2/25
TSZ02201-0L2L0H500270-1-2
06.July.2016 Rev.003


Part Number BU90T82
Description 27bit LVDS Dual-out Transmitter
Maker ROHM
PDF Download

BU90T82 Datasheet PDF






Similar Datasheet

1 BU90T81 27bit LVDS Transmitter
ROHM
2 BU90T82 27bit LVDS Dual-out Transmitter
ROHM





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy