Datasheet4U Logo Datasheet4U.com

70V05S - DUAL-PORT STATIC RAM

General Description

The IDT70V05 is a high-speed 8K x 8 Dual-Port Static RAM.

The IDT70V05 is designed to be used as a stand-alone 64K-bit Dual-Port SRAM or as a combination MASTER/SLAVE Dual-Port SRAM for 16-bitor-morewordsystems.

Key Features

  • True Dual-Ported memory cells which allow simultaneous reads of the same memory location.
  • High-speed access.
  • Commercial: 15ns (max. ).
  • Industrial: 20ns (max. ).
  • Low-power operation.
  • IDT70V05L Active: 380mW (typ. ) Standby: 660μW (typ. ).
  • IDT70V05 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device.
  • M/S = VIH for BUSY output flag on Master M/S = VIL for BUSY input on Slave.
  • Interr.

📥 Download Datasheet

Datasheet Details

Part number 70V05S
Manufacturer Renesas
File Size 478.96 KB
Description DUAL-PORT STATIC RAM
Datasheet download datasheet 70V05S Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
70V24 HIGH-SPEED 3.3V STATIC RAM IDT
70V24L HIGH-SPEED 3.3V STATIC RAM IDT
70V24S HIGH-SPEED 3.3V STATIC RAM IDT
70V25 HIGH-SPEED 3.3V STATIC RAM IDT
70V25L HIGH-SPEED 3.3V STATIC RAM IDT

Other Datasheets by Renesas

Part Number Description
70V05L DUAL-PORT STATIC RAM
70V08L HIGH-SPEED 3.3V 64K x 8 DUAL-PORT STATIC RAM
70V24 HIGH-SPEED 3.3V STATIC RAM
70V24L HIGH-SPEED 3.3V STATIC RAM
70V24S HIGH-SPEED 3.3V STATIC RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM 70V05S/L Features ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location ◆ High-speed access – Commercial: 15ns (max.) – Industrial: 20ns (max.) ◆ Low-power operation – IDT70V05L Active: 380mW (typ.) Standby: 660μW (typ.) ◆ IDT70V05 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device ◆ M/S = VIH for BUSY output flag on Master M/S = VIL for BUSY input on Slave ◆ Interrupt Flag ◆ On-chip port arbitration logic ◆ Full on-chip hardware support of semaphore signaling between ports ◆ Fully asynchronous operation from either port ◆ TTL-compatible, single 3.3V (±0.