900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Renesas Electronics Components Datasheet

841608 Datasheet

Crystal-to-HCSL Clock Generator

No Preview Available !

FemtoClock® Crystal-to-HCSL
Clock Generator
841608
Datasheet
General Description
The 841608 is an optimized PCIe and sRIO clock generator. The
device uses a 25MHz parallel crystal to generate 100MHz and
125MHz clock signals, replacing solutions requiring multiple
oscillator and fanout buffer solutions. The device has excellent
phase jitter (< 1ps rms) suitable to clock components requiring
precise and low-jitter PCIe or sRIO or both clock signals. Designed
for telecom, networking and industrial applications, the 841608 can
also drive the high-speed sRIO and PCIe SerDes clock inputs of
communication processors, DSPs, switches and bridges.
Features
Eight HCSL outputs: configurable for PCIe (100MHz) and sRIO
(125MHz) clock signals
Selectable crystal oscillator interface, 25MHz, 18pF parallel
resonant crystal or LVCMOS/LVTTL single-ended reference clock
input
Supports the following output frequencies: 100MHz or 125MHz
VCO: 500MHz
PLL bypass and output enable
PCI Express (2.5 Gb/S) and Gen 2 (5 Gb/s) jitter compliant
RMS phase jitter at 125MHz, using a 25MHz crystal
(1.875MHz – 20MHz): 0.37ps (typical)
Full 3.3V operating supply
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
Block Diagram
XTAL_IN
XTAL_OUT
OSC
REF_IN Pulldown
0
1
REF_SEL Pulldown
IREF
BYPASS Pulldown
FSEL Pulldown
FemtoClock
PLL
VCO = 500MHz
1
0 ÷N
÷4
÷5 (default)
M = ÷20
MR/nOE Pulldown
Pin Assignment
Q0
nQ0
Q1 32 31 30 29 28 27 26 25
nQ1 XTAL_IN 1
24 VDD
XTAL_OUT 2
Q2 MR/nOE 3
23 nQ7
22 Q7
nQ2
VDD 4
21 nQ6
Q0 5
Q3 nQ0 6
20 Q6
19 GND
nQ3 Q1 7
18 nQ5
nQ1 8
17 Q5
Q4 9 10 11 12 13 14 15 16
nQ4
Q5
841608
nQ5 32-Lead VFQFPN
Q6 5mm x 5mm x 0.925mm package body
K Package
nQ6 Top View
Q7
nQ7
©2020 Renesas Electronics Corporation
1
March 9, 2020


Renesas Electronics Components Datasheet

841608 Datasheet

Crystal-to-HCSL Clock Generator

No Preview Available !

841608 Datasheet
Pin Description and Pin Characteristic Tables
Table 1. Pin Descriptions
Number
1,
2
Name
XTAL_IN,
XTAL_OUT
3 MR/nOE
4, 14, 24, 31
5, 6
7, 8
9, 19, 32
10, 11
12,13
15, 16
17, 18
20, 21
22, 23
25
26
VDD
Q0, nQ0
Q1, nQ1
GND
Q2, nQ2
Q3, nQ3
Q4, nQ4
Q5, nQ5
Q6, nQ6
Q7, nQ7
FSEL
IREF
27 BYPASS
28 VDDA
29 REF_SEL
30 REF_IN
Type
Input
Input Pulldown
Power
Output
Output
Power
Output
Output
Output
Output
Output
Output
Input
Pulldown
Output
Input
Power
Input
Input
Pulldown
Pulldown
Pulldown
Description
Parallel resonant crystal interface. XTAL_OUT is the output,
XTAL_IN is the input.
Active HIGH master reset. Active LOW output enable. When logic HIGH, the
internal dividers are reset and the outputs are in high impedance (Hi-Z).
When logic LOW, the internal dividers and the outputs are enabled.
Asynchronous function. LVCMOS/LVTTL interface levels. See Table 3D.
Core supply pins.
Differential output pair. HCSL interface levels.
Differential output pair. HCSL interface levels.
Power supply ground.
Differential output pair. HCSL interface levels.
Differential output pair. HCSL interface levels.
Differential output pair. HCSL interface levels.
Differential output pair. HCSL interface levels.
Differential output pair. HCSL interface levels.
Differential output pair. HCSL interface levels.
Output frequency select pin. LVCMOS/LVTTL interface levels. See Table 3B.
HCSL current reference resistor output. An external fixed precision resistor
(475) from this pin to ground provides a reference current used for differential
current-mode Qx, nQx clock outputs.
Selects PLL operation/PLL bypass operation. Asynchronous function.
LVCMOS/LVTTL interface levels. See Table 3C.
Analog supply pin.
Reference select. Selects the input reference source.
LVCMOS/LVTTL interface levels. See Table 3A.
LVCMOS/LVTTL PLL reference clock input.
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
CIN
RPULLDOWN
Parameter
Input Capacitance
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
Maximum
Units
pF
k
©2020 Renesas Electronics Corporation
2
March 9, 2020


Part Number 841608
Description Crystal-to-HCSL Clock Generator
Maker Renesas
Total Page 21 Pages
PDF Download

841608 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 841608 Crystal-to-HCSL Clock Generator
Renesas





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy