8741004I - Differential-to-LVDS/0.7V Differential Jitter Attenuator

Product Overview

Renesas

Part number	8741004I
Manufacturer	Renesas
File Size	600.09 KB
Description	Differential-to-LVDS/0.7V Differential Jitter Attenuator
Datasheet	8741004I Datasheet
Additional preview pages of the 8741004I datasheet.

The 8741004I is a high performance Differential-to-LVDS/0.7V Differential Jitter Attenuator designed for use in PCI Express™ systems.

Two LVDS and two 0.7V differential output pairs Bank A has two LVDS output pairs and Bank B has two 0.7V differential output pairs.
One differential clock input pair.
CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL.
Output frequency range: 98MHz - 160MHz.
Input frequency range: 98MHz - 128MHz.
VCO range: 490MHz - 640MHz.
Cycle-to-cycle jitter: 35ps (maximum).
Full 3.3V ope.

📁 Similar Datasheet

Other Datasheets by Renesas

Published: Mar 11, 2022 |