Datasheet4U Logo Datasheet4U.com

8745BI-21 - 1:1 Differential-to-LVDS Zero Delay Clock Generator

Key Features

  • The 8745BI-21 is a highly versatile 1:1 LVDS Clock Generator. The 8745BI-21 has a fully integrated PLL and can be configured as a zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The Reference Divider, Feedback Divider and Output Divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve “zero delay” between the input cl.

📥 Download Datasheet

Datasheet Details

Part number 8745BI-21
Manufacturer Renesas
File Size 585.84 KB
Description 1:1 Differential-to-LVDS Zero Delay Clock Generator
Datasheet download datasheet 8745BI-21 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
8741AH Universal Peripheral Interface 8-Bit Slave Microcontroller Intel
8742 Universal Peripheral Interface 8-Bit Slave Microcontroller Intel
8742AH Universal Peripheral Interface 8-Bit Slave Microcontroller Intel
8744AH HIGH PERFORMANCE 8-BIT MICROCONTROLLER Intel Corporation
874S02I 1:1 Differential-to-LVDS Zero Delay Clock Generator IDT

Other Datasheets by Renesas

Part Number Description
8741004I Differential-to-LVDS/0.7V Differential Jitter Attenuator
874S02I 1:1 Differential-to-LVDS Zero Delay Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
1:1 Differential-to-LVDS Zero Delay Clock Generator 8745BI-21 Datasheet General Description Features The 8745BI-21 is a highly versatile 1:1 LVDS Clock Generator. The 8745BI-21 has a fully integrated PLL and can be configured as a zero delay buffer, multiplier or divider, and has an output frequency range of 31.25MHz to 700MHz. The Reference Divider, Feedback Divider and Output Divider are each programmable, thereby allowing for the following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The external feedback allows the device to achieve “zero delay” between the input clock and the output clock. The PLL_SEL pin can be used to bypass the PLL for system test and debug purposes.