8SLVD1212 - LVDS fanout buffer

Product Overview

Renesas

Part number	8SLVD1212
Manufacturer	Renesas
File Size	2.06 MB
Description	LVDS fanout buffer
Datasheet	8SLVD1212 Datasheet
Additional preview pages of the 8SLVD1212 datasheet.

The 8SLVD1212 is a high-performance differential LVDS fanout buffer.

Twelve low skew, low additive jitter LVDS output pairs.
Two selectable, differential clock input pairs.
Differential PCLK, nPCLK pairs can accept the following differential input levels: LVDS, LVPECL, CML.
Maximum input clock frequency: 2GHz (maximum).
LVCMOS/LVTTL interface levels for the control input select pins.
Output skew: 40ps (maximum).
Propagation delay: 310ps (typical).
Low additive phase jitter, RMS; fREF = 156.25MHz, 10kHz to 20MHz: 77fs (typi.

📁 Similar Datasheet

Other Datasheets by Renesas

Published: Sep 26, 2023 |