8T73S208B-01 buffer equivalent, differential lvpecl clock divider and fanout buffer.
* One differential input reference clock
* Differential pair can accept the following differential input
levels: LVDS, LVPECL, CML
* Integrated input terminat.
demanding well-defined performance and repeatability. The integrated input termination resistors make interfacing to the.
Image gallery
Download