Datasheet4U Logo Datasheet4U.com

9DBL0452 - 3.3V PCIe Zero Delay Buffer

This page provides the datasheet information for the 9DBL0452, a member of the 9DBL0442 3.3V PCIe Zero Delay Buffer family.

Description

The 9DBL0442 / 9DBL0452 devices are 3.3V members of Renesas’ Full-Featured PCIe family.

4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems.

Features

  • Four 1.
  • 200 MHz Low-Power HCSL (LP-HCSL) DIF pairs.
  • 9DBL0442 default ZOUT = 100Ω.
  • 9DBL0452 default ZOUT = 85Ω.
  • 9DBL04P2 factory programmable defaults.
  • Easy AC-coupling to other logic families, see Renesas.

📥 Download Datasheet

Datasheet preview – 9DBL0452

Datasheet Details

Part number 9DBL0452
Manufacturer Renesas
File Size 401.12 KB
Description 3.3V PCIe Zero Delay Buffer
Datasheet download datasheet 9DBL0452 Datasheet
Additional preview pages of the 9DBL0452 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
4-Output 3.3V PCIe Zero Delay Buffer 9DBL0442 / 9DBL0452 Datasheet Description The 9DBL0442 / 9DBL0452 devices are 3.3V members of Renesas’ Full-Featured PCIe family. The 9DBL0442 / 9DBL0452 supports PCIe Gen1–4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. It offers a choice of integrated output terminations providing direct connection to 85Ω or 100Ω transmission lines. The 9DBL04P2 can be factory programmed with a user-defined power up default SMBus configuration.
Published: |