Datasheet4U Logo Datasheet4U.com

9FGL0441 Datasheet 3.3V PCIe Gen1-5 Clock Generator

Manufacturer: Renesas

Download the 9FGL0441 datasheet PDF. This datasheet also includes the 9FGL0241 variant, as both parts are published together in a single manufacturer document.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (9FGL0241-Renesas.pdf) that lists specifications for multiple related part numbers.

General Description

The 9FGL02x1/04x1/06x1/08x1 devices comprise a family of 3.3V PCIe Gen1–5 clock generators.

There are 2, 4, 6 and 8 outputs versions available and each differential output has a dedicated OE# pin supporting PCIe CLKREQ# functionality.

PCIe Clocking Architectures ▪ Common Clocked (CC) ▪ Independent Reference (IR) with and without spread spectrum (SRIS, SRNS) Typical Applications ▪ Servers/High-Performance Computing ▪ nVME Storage ▪ Networking ▪ Accelerators ▪ Industrial Control Output

Overview

3.3V PCIe Gen1–5 Clock Generator Family 9FGL02x1/04x1/06x1/08x1.

Key Features

  • 2, 4, 6, or 8 100MHz PCIe output pairs.
  • One 3.3V LVCMOS REF output with Wake-On-LAN (WOL) support.
  • See AN-891 for easy AC-coupling to other logic families Key Specifications.
  • 90fs RMS typical jitter (PCIe Gen5 CC).
  • < 50ps cycle-to-cycle jitter on differential outputs.
  • < 50ps output-to-output skew on differential outputs.
  • ±0ppm synthesis error on differential outputs Features.
  • Integrated terminations for 100Ω and 85Ω systems save 4 resistors per output.