Datasheet4U Logo Datasheet4U.com

9FGV0241 - VERY LOW POWER PCIE GEN 1-2-3-4 CLOCK GENERATOR

Datasheet Summary

Description

The 9FGV0241 is a 2-output very low power frequency generator for PCIe Gen 1, 2, 3 and 4 applications with integrated output terminations providing Zo = 100.

The device has 2 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off.

Features

  • Two 0.7V low-power HCSL-compatible (LP-HCSL) DIF pairs with Zo = 100.
  • One 1.8V LVCMOS REF output w/Wake-On-LAN (WOL) support Key Specifications.
  • DIF cycle-to-cycle jitter < 50ps.
  • DIF output-to-output skew < 50ps.
  • DIF phase jitter is PCIe Gen1.
  • 4 compliant.
  • REF phase jitter is < 1.5ps RMS Features/Benefits.
  • Integrated terminations provide 100 differential Zo; reduced component count and board space.
  • 1.8V operation;.

📥 Download Datasheet

Datasheet preview – 9FGV0241

Datasheet Details

Part number 9FGV0241
Manufacturer Renesas
File Size 584.27 KB
Description VERY LOW POWER PCIE GEN 1-2-3-4 CLOCK GENERATOR
Datasheet download datasheet 9FGV0241 Datasheet
Additional preview pages of the 9FGV0241 datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
2-OUTPUT VERY LOW POWER PCIE GEN 1–4 CLOCK GENERATOR DATASHEET 9FGV0241 Description The 9FGV0241 is a 2-output very low power frequency generator for PCIe Gen 1, 2, 3 and 4 applications with integrated output terminations providing Zo = 100. The device has 2 output enables for clock management and supports 2 different spread spectrum levels in addition to spread off. Recommended Application PCIe Gen1-4 clock generation for Riser Cards, Storage, Networking, JBOD, Communications, Access Points Output Features • Two 0.7V low-power HCSL-compatible (LP-HCSL) DIF pairs with Zo = 100 • One 1.
Published: |