Datasheet4U Logo Datasheet4U.com

9ZXL0853E - 6 to 12-Output Buffers

This page provides the datasheet information for the 9ZXL0853E, a member of the 9ZXL1232E 6 to 12-Output Buffers family.

Datasheet Summary

Description

3.

11 3.1 Absolute Maximum Ratings

Features

  • SMBus Write Protect pin prevents SMBus against accidental writes.
  • 6.
  • 12 Low-power HCSL (LP-HCSL) outputs.
  • Integrated terminations eliminate up to 4 resistors per output pair.
  • Dedicated OE# pins support PCIe CLKREQ# function.
  • Up to 9 selectable SMBus addresses (9ZXL12xx, 9ZXL0853).
  • Selectable PLL bandwidths minimizes jitter peaking in cascaded PLL topologies.
  • Hardware/SMBus control of ZDB and FOB modes allow change without power cycle.
  • Spread spectr.

📥 Download Datasheet

Datasheet preview – 9ZXL0853E

Datasheet Details

Part number 9ZXL0853E
Manufacturer Renesas
File Size 1.19 MB
Description 6 to 12-Output Buffers
Datasheet download datasheet 9ZXL0853E Datasheet
Additional preview pages of the 9ZXL0853E datasheet.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
9ZXL06x2E/9ZXL08xxE/9ZXL12x2E 6 to 12-Output Buffers for PCIe Gen1–5 and UPI with SMBus Write Protect Datasheet The 9ZXL revision E family of Zero-Delay/Fanout Buffers (ZDB, FOB) with SMBus Write Protect are 2nd-generation enhanced performance buffers for PCIe and CPU applications. The devices have hardware SMBUS write protection to prevent accidental writes. The family meets all published QPI/UPI, DB2000Q and PCIe Gen1–5 jitter specifications. Devices range from 6 to 12 outputs, with each output having an OE# pin to support the PCIe CLKREQ# function for low power states. All devices meet DB2000Q, DB1200ZL and DB800ZL jitter and skew requirements.
Published: |