Datasheet4U Logo Datasheet4U.com

CD4022BMS - CMOS Counter/Dividers

Download the CD4022BMS datasheet PDF. This datasheet also covers the CD4017BMS variant, as both devices belong to the same cmos counter/dividers family and are provided as variant models within a single manufacturer datasheet.

General Description

of ‘B’ Series CMOS Devices” Applications Decade Counter/Decimal Decode Display (CD4017BMS) Binary Counter/Decoder Frequency Division Counter Control/Timers Divide-by-N Counting For Further Application Information, See ICAN-6166 “COS/MOS MSI

Key Features

  • High Voltage Types (20V Rating).
  • Fully Static Operation.
  • Medium-Speed Operation 10MHz (Typ) at VDD = 10V.
  • Standardized Symmetrical Output Characteristics.
  • 100% Tested for Quiescent Current at 20V.
  • 5V, 10V and 15V Parametric Ratings.
  • Meets All Requirements of JEDEC Tentative Standard Number 13A, “Standard Specifications for.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CD4017BMS-Renesas.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number CD4022BMS
Manufacturer Renesas
File Size 617.57 KB
Description CMOS Counter/Dividers
Datasheet download datasheet CD4022BMS Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4017BMS, CD4022BMS CMOS Counter/Dividers CD4017BMS - Decade Counter with 10 Decoded Outputs CD4022BMS - Octal Counter with 8 Decoded Outputs CD4017BMS and CD4022BMS are 5-stage and 4-stage Johnson counters having 10 and 8 decoded outputs, respectively. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT signal. Schmitt trigger action in the CLOCK input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times. These counters are advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. A high RESET signal clears the counter to its zero count.