HD74HC164 Datasheet PDF (8-bit Parallel-out Shift Register)

HD74HC164 - 8-bit Parallel-out Shift Register

Description

This 8-bit shift register has gated serial inputs and clear.

Each register bit is a D-type master/slave flip-flop.

Inputs A & B permit complete control over the incoming data.

Features

High Speed Operation: tpd (Clock to Q) = 14.5 ns typ (CL = 50 pF).
High Output Current: Fanout of 10 LSTTL Loads.
Wide Operating Voltage: VCC = 2 to 6 V.
Low Input Current: 1 µA max.
Low Quiescent Supply Current: ICC (static) = 4 µA max.
Ordering Information Part Name Package Type Package Code (Previous Code) HD74HC164P DILP-14 pin PRDP0014AB-B (DP-14AV) HD74HC164FPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) HD74HC164RPEL SOP-1.

Datasheet Details

Part number	HD74HC164
Manufacturer	Renesas Electronics
File Size	116.53 KB
Description	8-bit Parallel-out Shift Register
Datasheet	HD74HC164 Datasheet
Additional preview pages of the HD74HC164 datasheet.

📁 Similar Datasheet

HD74HC164 - 8-bit Parallel-out Shift Register (Hitachi Semiconductor)

HD74HC160 - Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) (Hitachi Semiconductor)

HD74HC161 - Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) (Hitachi Semiconductor)

HD74HC162 - Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) (Hitachi Semiconductor)

HD74HC163 - Synchronous Decade/4-bit Binary/Counter(Direct Clear/Synchronous Clear) (Hitachi Semiconductor)

HD74HC165 - Parallel-load 8-bit Shift Register (Hitachi Semiconductor)

HD74HC166 - Parallel-load 8-bit Shift Register (Hitachi Semiconductor)

HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)

HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)

HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)

Full PDF Text Transcription

Click to expand full text

HD74HC164 8-bit Parallel-out Shift Register REJ03D0580-0400 Rev.4.00 Mar 25, 2009 Description This 8-bit shift register has gated serial inputs and clear. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on the input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse.

Published: Apr 4, 2016 |