Datasheet4U Logo Datasheet4U.com

HD74HC175 - Quad. D-type Flip-Flops

Description

Information at the D inputs of the HD74HC175 is transferred to the Q and Q outputs on the positive going edge of the clock pulse.

Both true and compliment outputs from each flip-flop are externally available.

All four flip-flops are controlled by a common clock and a common clear.

Features

  • High Speed Operation: tpd (Clock to Q) = 14 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC175P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC175TELL TSSOP-16 pin PTSP0016JB-A (TTP.

📥 Download Datasheet

Datasheet preview – HD74HC175

Datasheet Details

Part number HD74HC175
Manufacturer Renesas Electronics
File Size 90.76 KB
Description Quad. D-type Flip-Flops
Datasheet download datasheet HD74HC175 Datasheet
Additional preview pages of the HD74HC175 datasheet.

📁 Similar Datasheet

  • HD74HC175 - Quad. D-typ Flip-Flops (with Clear) (Hitachi Semiconductor)
  • HD74HC173 - 4-bit D-type Register (Hitachi Semiconductor)
  • HD74HC174 - Hex D-type Flip-Flops (with Clear) (Hitachi Semiconductor)
  • HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)
  • HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC109 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC11 - Triple 3-input AND Gates (Hitachi Semiconductor)
  • HD74HC112 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC113 - Dual J-K Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC175 Quad. D-type Flip-Flops (with Clear) REJ03D0585-0300 Rev.3.00 Jan 31, 2006 Description Information at the D inputs of the HD74HC175 is transferred to the Q and Q outputs on the positive going edge of the clock pulse. Both true and compliment outputs from each flip-flop are externally available. All four flip-flops are controlled by a common clock and a common clear. Clearing is accomplished by a negative pulse at the clear input. All four Q outputs are cleared to a logic low level and all four Q outputs to a logic high level.
Published: |