Datasheet4U Logo Datasheet4U.com

HD74HC1G00 - 2-input NAND Gate

Datasheet Summary

Description

The HD74HC1G00 is high-speed CMOS two input NAND gate using silicon gate CMOS process.

TTL series.

The internal circuit of three stages construction with buffer provides wide noise margin and stable output.

Features

  • The basic gate function is lined up as Renesas uni logic series.
  • Supplied on emboss taping for high-speed automatic mounting.
  • Electrical characteristics equivalent to the HD74HC00 Supply voltage range : 2 to 6 V Operating temperature range :.
  • 40 to +85°C.
  • |IOH| = IOL = 2 mA (min).
  • Ordering Information Part Name Package Type Package Code Package Abbreviation HD74HC1G00CME CMPAK-5 pin CMPAK-5V CM Taping Abbreviation (Quantity) E (3,00.

📥 Download Datasheet

Datasheet preview – HD74HC1G00

Datasheet Details

Part number HD74HC1G00
Manufacturer Renesas
File Size 47.16 KB
Description 2-input NAND Gate
Datasheet download datasheet HD74HC1G00 Datasheet
Additional preview pages of the HD74HC1G00 datasheet.

📁 Similar Datasheet

  • HD74HC1G14 - Inverter with Schmitt-trigger Input (Hitachi Semiconductor)
  • HD74HC1G86 - 2-input Exclusive-OR Gate (Hitachi Semiconductor)
  • HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)
  • HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC109 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC11 - Triple 3-input AND Gates (Hitachi Semiconductor)
  • HD74HC112 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC113 - Dual J-K Flip-Flops (Hitachi Semiconductor)
  • HD74HC114 - Dual J-K Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC1G00 2–input NAND Gate REJ03D0182–0500Z (Previous ADE-205-309C (Z)) Rev.5.00 Jan.27.2004 Description The HD74HC1G00 is high-speed CMOS two input NAND gate using silicon gate CMOS process. With CMOS low power dissipation, it provides high-speed equivalent to LS–TTL series. The internal circuit of three stages construction with buffer provides wide noise margin and stable output. Features • The basic gate function is lined up as Renesas uni logic series. • Supplied on emboss taping for high-speed automatic mounting.
Published: |