HD74HC283 - 4-bit Binary Full Adder

Renesas

Datasheet Details

The sun (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit.

full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation. The adder logic, including the carry, is implemented in its true for meaning that the end-around carry can be accomplished without the need for logic or level inversion. Features.
High Speed Operation: tpd = 19 ns typ (CL = 50 pF).
High Output Current: Fanout of 10 LSTTL Loads.

📁 HD74HC283 Similar Datasheet

HD74HC280 - 9-bit Odd/Even Parity Generator/Checker (Hitachi Semiconductor)
HD74HC20 - Dual 4-input NAND Gates (Hitachi Semiconductor)
HD74HC21 - Dual 4-input AND Gates (Hitachi Semiconductor)
HD74HC221 - Dual Monostable Multivibrators (with Schmitt Trigger Input) (Hitachi Semiconductor)
HD74HC237 - 3-to-8-line Decoder/Demultiplexer with Address Latch (Hitachi Semiconductor)
HD74HC238 - 3-to-8-line Decoder/Demultiplexer (Hitachi Semiconductor)
HD74HC240 - Octal Buffers/Line Drivers/Line Receivers(with inverted 3-state outputs) (Hitachi Semiconductor)
HD74HC241 - Octal Buffers/Line Drivers/Line Receivers(with noninverted 3-state outputs) (Hitachi Semiconductor)

Other Datasheets by Renesas

Published: Dec 4, 2017 |