Datasheet4U Logo Datasheet4U.com

HD74HC620 - Octal Bus Transceivers

Description

This octal bus transceiver is designed for asynchronous two-way communication between data buses.

The control function implementation allows for maximum flexibility in timing.

Features

  • High Speed Operation: tpd (Bus to Bus) = 12 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 15 LSTTL Loads (QA to QH outputs).
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC620P DILP-20 pin PRDP0020AC-B (DP-20NEV) P HD74HC620FPEL HD74HC623F.

📥 Download Datasheet

Datasheet preview – HD74HC620

Datasheet Details

Part number HD74HC620
Manufacturer Renesas Electronics
File Size 119.93 KB
Description Octal Bus Transceivers
Datasheet download datasheet HD74HC620 Datasheet
Additional preview pages of the HD74HC620 datasheet.

📁 Similar Datasheet

  • HD74HC620 - Octal Bus Transceivers (Hitachi Semiconductor)
  • HD74HC623 - Octal Bus Transceivers (Hitachi Semiconductor)
  • HD74HC640 - Octal Bus Transceivers (Hitachi Semiconductor)
  • HD74HC643 - Octal Bus Transceivers (Hitachi Semiconductor)
  • HD74HC646 - Octal Bus Transceivers/Registers (Hitachi Semiconductor)
  • HD74HC648 - Octal Bus Transceivers/Registers (Hitachi Semiconductor)
  • HD74HC651 - Octal Bus Transceivers/Registers (Hitachi Semiconductor)
  • HD74HC652 - Octal Bus Transceivers/Registers (Hitachi Semiconductor)
  • HD74HC668 - Synchronous UP/Down Decade/4-bit binary Counter (Hitachi Semiconductor)
  • HD74HC669 - Synchronous UP/Down Decade/4-bit binary Counter (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC620, HD74HC623 Octal Bus Transceivers (with inverted 3-state outputs) Octal Bus Transceivers (with 3-state outputs) REJ03D0636-0200 (Previous ADE-205-516) Rev.2.00 Mar 30, 2006 Description This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing. This device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB). The enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of GBA and GAB.
Published: |