Datasheet4U Logo Datasheet4U.com

HD74HC78 - Dual J-K Flip-Flops

Description

This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse.

Each flip-flop has independent J, K, and preset inputs and Q and Q outputs.

Two flip-flops are controlled by a common clear and a common clock.

Features

  • High Speed Operation: tpd (Clock to Q) = 20 ns typ (CL = 50 pF).
  • High Output Current: Fanout of 10 LSTTL Loads.
  • Wide Operating Voltage: VCC = 2 to 6 V.
  • Low Input Current: 1 µA max.
  • Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C).
  • Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC78FPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP HD74HC78RPEL SOP-14 pin (JEDEC) PR.

📥 Download Datasheet

Datasheet preview – HD74HC78

Datasheet Details

Part number HD74HC78
Manufacturer Renesas Electronics
File Size 94.35 KB
Description Dual J-K Flip-Flops
Datasheet download datasheet HD74HC78 Datasheet
Additional preview pages of the HD74HC78 datasheet.

📁 Similar Datasheet

  • HD74HC78 - Dual J-K Flip-Flops (with Preset/ Common Clear and Common Clock) (Hitachi Semiconductor)
  • HD74HC73 - Dual J-K Flip-Flops (with Clear) (Hitachi Semiconductor)
  • HD74HC74 - Dual D-type Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)
  • HD74HC75 - Quad. Bistable Latches (Hitachi Semiconductor)
  • HD74HC76 - Dual J-K Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)
  • HD74HC77 - 4-bit Bistable Latch (Hitachi Semiconductor)
  • HD74HC00 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC01 - Quad. 2-input NAND Gates (Hitachi Semiconductor)
  • HD74HC02 - Quad. 2-input NOR Gates (Hitachi Semiconductor)
  • HD74HC04 - Hex Inverters (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74HC78 Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock) REJ03D0553-0200 (Previous ADE-205-425) Rev.2.00 Oct 06, 2005 Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. Each flip-flop has independent J, K, and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the corresponding input.
Published: |