HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops

Renesas

Datasheet Details

Part number	HD74LS107A
Manufacturer	Renesas ↗
File Size	195.96 KB
Description	Dual J-K Negative-edge-triggered Flip-Flops
Datasheet	HD74LS107A-Renesas.pdf

Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74LS107AP DILP-14 pin PRDP0014AB-B (DP-14AV) P HD74LS107AFPEL SOP-14 pin (JEITA) PRSP0014DF-B (FP-14DAV) FP Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity).
EL (2,000 pcs/reel) Pin Arrangement 1J 1 1Q 2 1Q 3 1K 4 2Q 5 2Q 6 GND 7 CLR J Q CK QK QK Q CK CLR J (Top view) 14 VCC 13 1CLR 12 1CK 11 2K 10 2CLR 9 2CK 8.

📁 HD74LS107A Similar Datasheet

HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS11 - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
HD74LS112 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS113 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS114 - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
HD74LS12 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)

Other Datasheets by Renesas

Published: Dec 4, 2017 |