Datasheet Details
| Part number | HD74LS148P |
|---|---|
| Manufacturer | Renesas |
| File Size | 158.69 KB |
| Description | 8-line-to-3-line Octal Priority Encoder |
| Datasheet | HD74LS148P HD74LS148 Datasheet (PDF) |
|
|
|
Overview: HD74LS148 8-line-to-3-line Octal Priority Encoder REJ03D0437–0200 Rev.2.00 Feb.18.2005 The HD74LS148 encodes eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. The data inputs and outputs are active at the low logic level.
This datasheet includes multiple variants, all published together in a single manufacturer document.
| Part number | HD74LS148P |
|---|---|
| Manufacturer | Renesas |
| File Size | 158.69 KB |
| Description | 8-line-to-3-line Octal Priority Encoder |
| Datasheet | HD74LS148P HD74LS148 Datasheet (PDF) |
|
|
|
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
| HD74LS148 | 8-line-to-3-line Octal Priority Encoders | Hitachi Semiconductor |
| Part Number | Description |
|---|---|
| HD74LS148 | 8-line-to-3-line Octal Priority Encoder |
| HD74LS14 | Hex Schmitt Trigger Inverters |
| HD74LS145 | BCD-to-Decimal Decoder/Driver |
| HD74LS145P | BCD-to-Decimal Decoder/Driver |
| HD74LS14P | Hex Schmitt Trigger Inverters |
| HD74LS10 | Triple 3-Input Positive NAND Gates |
| HD74LS107A | Dual J-K Negative-edge-triggered Flip-Flops |
| HD74LS107AP | Dual J-K Negative-edge-triggered Flip-Flops |
| HD74LS10P | Triple 3-Input Positive NAND Gates |
| HD74LS11 | Triple 3-input Positive AND Gates |