Datasheet4U Logo Datasheet4U.com

HD74LS190 - Synchronous Up / Down Decade Counter

📥 Download Datasheet

Datasheet preview – HD74LS190

Datasheet Details

Part number HD74LS190
Manufacturer Renesas
File Size 190.65 KB
Description Synchronous Up / Down Decade Counter
Datasheet download datasheet HD74LS190 Datasheet
Additional preview pages of the HD74LS190 datasheet.

📁 Similar Datasheet

  • HD74LS190 - Synchronous Up/Down Decade Counters (Hitachi Semiconductor)
  • HD74LS191 - Synchronous Up/Down 4-bit Binary Counters (Hitachi Semiconductor)
  • HD74LS192 - Synchronous Up/Down Decade Counters (Hitachi Semiconductor)
  • HD74LS193 - Synchronous Up/Down 4-bit Binary Counters (Hitachi Semiconductor)
  • HD74LS194A - 4-bit Bidirectional Universal Shift Registers (Hitachi Semiconductor)
  • HD74LS195A - 4-bit Parallel-Access Shift Registers (Hitachi Semiconductor)
  • HD74LS10 - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS107A - Dual J-K Negative-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS109 - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
  • HD74LS109A - Dual J-K Positive-edge-triggered Flip-Flops (Hitachi Semiconductor)
Other Datasheets by Renesas
  • HD74LS190P - Synchronous Up / Down Decade Counter
  • HD74LS191 - Synchronous Up / Down 4-bit Binary Counter
  • HD74LS191P - Synchronous Up / Down 4-bit Binary Counter
  • HD74LS192 - Synchronous Up / Down Decade Counter
  • HD74LS192P - Synchronous Up / Down Decade Counter
  • HD74LS193 - Synchronous Up / Down Decade Counter
  • HD74LS193P - Synchronous Up / Down Decade Counter
  • HD74LS194A - 4-bit Bidirectional Universal Shift Register

Full PDF Text Transcription

Click to expand full text
HD74LS190 Synchronous Up / Down Decade Counter (signal clock line) REJ03D0452–0200 Rev.2.00 Jul.15.2005 Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters. The outputs of the four master-slave flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input is low. A high at the enable input inhibits counting. Level changes at the enable input should be made only when the clock input is high. The direction of the count is determined by the level of the down / up input.
Published: |