Datasheet4U Logo Datasheet4U.com

HD74LS258 - Quadruple 2-line-to-1-line Data Selectors/Multiplexers

Key Features

  • three-state outputs that can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the outputenable circuitry is designed such that the output disable times are shorter than the output enable times.

📥 Download Datasheet

Datasheet Details

Part number HD74LS258
Manufacturer Renesas
File Size 165.72 KB
Description Quadruple 2-line-to-1-line Data Selectors/Multiplexers
Datasheet download datasheet HD74LS258 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74LS258 Quadruple 2-line-to-1-line Data Selectors/Multiplexers Hitachi Semiconductor
HD74LS251 1 of 8 Data Selectors/Multiplexers Hitachi Semiconductor
HD74LS253 Dual 4-line-to-1-line Data Selectors/Multiplexers Hitachi Semiconductor
HD74LS257 Quadruple 2-line-to-1-line Data Selectors/Multiplexers Hitachi Semiconductor
HD74LS259 8-bit Addressable Latches Hitachi Semiconductor

Other Datasheets by Renesas

Part Number Description
HD74LS251 1 of 8 Data Selector/Multiplexer
HD74LS251P 1 of 8 Data Selector/Multiplexer
HD74LS253 Dual 4-line-to-1-line Data Selectors/Multiplexers
HD74LS253P Dual 4-line-to-1-line Data Selectors/Multiplexers
HD74LS257 Quadruple 2-line-to-1-line Data Selectors/Multiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74LS258 Quadruple 2-line-to-1-line Data Selectors / Multiplexers (with three-state outputs) REJ03D0470–0300 Rev.3.00 Jul.15.2005 This multiplexer features three-state outputs that can interface directly with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low impedance of the single enabled output will drive the bus line to a high or low logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the outputenable circuitry is designed such that the output disable times are shorter than the output enable times.