Datasheet4U Logo Datasheet4U.com

HD74LS259 - 8-bit Address Latch

📥 Download Datasheet

Datasheet preview – HD74LS259

Datasheet Details

Part number HD74LS259
Manufacturer Renesas
File Size 179.20 KB
Description 8-bit Address Latch
Datasheet download datasheet HD74LS259 Datasheet
Additional preview pages of the HD74LS259 datasheet.

📁 Similar Datasheet

  • HD74LS259 - 8-bit Addressable Latches (Hitachi Semiconductor)
  • HD74LS251 - 1 of 8 Data Selectors/Multiplexers (Hitachi Semiconductor)
  • HD74LS253 - Dual 4-line-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)
  • HD74LS257 - Quadruple 2-line-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)
  • HD74LS258 - Quadruple 2-line-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)
  • HD74LS20 - Dual 4-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS21 - Dual 4-input Positive AND Gates (Hitachi Semiconductor)
  • HD74LS22 - Dual 4-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LS221 - Dual Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LS240 - Octal Buffers/Line Drivers/Line Receivers (Hitachi Semiconductor)
Other Datasheets by Renesas
  • HD74LS259P - 8-bit Address Latch
  • HD74LS251 - 1 of 8 Data Selector/Multiplexer
  • HD74LS251P - 1 of 8 Data Selector/Multiplexer
  • HD74LS253 - Dual 4-line-to-1-line Data Selectors/Multiplexers
  • HD74LS253P - Dual 4-line-to-1-line Data Selectors/Multiplexers
  • HD74LS257 - Quadruple 2-line-to-1-line Data Selectors/Multiplexers
  • HD74LS257P - Quadruple 2-line-to-1-line Data Selectors/Multiplexers
  • HD74LS258 - Quadruple 2-line-to-1-line Data Selectors/Multiplexers

Full PDF Text Transcription

Click to expand full text
HD74LS259 8-bit Address Latch REJ03D0471–0200 Rev.2.00 Feb.18.2005 This 8-bit addressable latch is designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. This is multifunctional device capable of storing single-line data in eight addressable latches, and being a 1-to-8 decoder or demultiplexer with active-high outputs. Four distinct modes of operation are selectable by controlling the clear and enable inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states.
Published: |