900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Renesas Electronics Components Datasheet

HD74LS373 Datasheet

Octal D-type Transparent Latches

No Preview Available !

HD74LS373
Octal D-type Transparent Latches (with three-state outputs)
REJ03D0482–0200
Rev.2.00
Feb.18.2005
The HD74LS373, 8-bit register features totem-pole three-state outputs designed specifically for driving highly-
capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive
provide this register with the capacity of being connected directly to and driving the bus lines in a bus-organized system
without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O
ports, bidirectional bus drivers, and working registers.
The eight latches are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the
data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was setup.
Features
Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
Package
Abbreviation
HD74LS373P
DILP-20 pin
PRDP0020AC-B
(DP-20NEV)
P
HD74LS373FPEL SOP-20 pin (JEITA)
PRSP0020DD-B
(FP-20DAV)
FP
HD74LS373RPEL SOP-20 pin (JEDEC)
PRSP0020DC-A
(FP-20DBV)
RP
Note: Please consult the sales office for the above package availability.
Taping Abbreviation
(Quantity)
EL (2,000 pcs/reel)
EL (1,000 pcs/reel)
Pin Arrangement
Output
Control
1Q
1
2
1D 3
2D 4
2Q 5
3Q 6
3D 7
4D 8
4Q 9
GND 10
Q
OE
GD
GD
OE Q
Q
OE
GD
GD
OE Q
OE Q
GD
GD
OE Q
OE Q
GD
GD
OE Q
20 VCC
19 8Q
18 8D
17 7D
16 7Q
15 6Q
14 6D
13 5D
12 5Q
11 Enable G
(Top view)
Rev.2.00, Feb.18.2005, page 1 of 7


Renesas Electronics Components Datasheet

HD74LS373 Datasheet

Octal D-type Transparent Latches

No Preview Available !

HD74LS373
Function Table
Inputs
Output control
Enable G
D
L HH
LHL
LLX
HXX
Notes: H; high level, L; low level, X; irrelevant
Q0; level of Q before the indicated steady-state input conditions were established
Z; off (high-impedance) state of a three-state output
Block Diagram
1Q 2Q 3Q 4Q 5Q 6Q 7Q
Output
Q
H
L
Q0
Z
8Q
QQQQQQQQ
DG DG DG DG DG DG DG DG
Output 1D 2D 3D 4D 5D 6D 7D 8D Enable
Control
G
Absolute Maximum Ratings
Item
Symbol
Ratings
Supply voltage
VCC
7
Input voltage
VIN 7
Power dissipation
PT 400
Storage temperature
Tstg –65 to +150
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
Recommended Operating Conditions
Item
Supply voltage
Output voltage
Output current
Operating temperature
Enable pulse width
“H” Level
“L” Level
Data setup time
Data hold time
Symbol
VCC
VOH
IOH
IOL
Topr
tw
tsu
th
Min
4.75
–20
15
15
5
20
Typ
5.00
25
Max
5.25
5.5
–2.6
24
75
Unit
V
V
mW
°C
Unit
V
V
mA
mA
°C
ns
ns
ns
ns
Rev.2.00, Feb.18.2005, page 2 of 7


Part Number HD74LS373
Description Octal D-type Transparent Latches
Maker Renesas
Total Page 8 Pages
PDF Download

HD74LS373 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 HD74LS37 Quadruple 2-input Positive NAND Buffers
Hitachi Semiconductor
2 HD74LS37 Quadruple 2-input Positive NAND Buffers
Renesas
3 HD74LS373 Octal D-type Transparent Latches
Hitachi Semiconductor
4 HD74LS373 Octal D-type Transparent Latches
Renesas
5 HD74LS374 Octal D-type Edge-triggered Flip-Flips
Hitachi Semiconductor
6 HD74LS374 Octal D-type Edge-triggered Flip-Flops
Renesas
7 HD74LS375 Quadruple Bistable Latches
Hitachi Semiconductor
8 HD74LS375 Quadruple Bistable Latches
Renesas





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy