Datasheet4U Logo Datasheet4U.com

HD74LV166A - Parallel-Load 8-bit Shift Register

Description

The HD74LV166A is 8-bit shift register with an output from the last stage.

Data may be loaded into the register either in parallel or in serial form.

When the Shift/Load input is low, the data is loaded asynchronously in parallel.

Features

  • VCC = 2.0 V to 5.5 V operation.
  • All inputs VIH (Max. ) = 5.5 V (@VCC = 0 V to 5.5 V).
  • All outputs VO (Max. ) = 5.5 V (@VCC = 0.

📥 Download Datasheet

Datasheet preview – HD74LV166A

Datasheet Details

Part number HD74LV166A
Manufacturer Renesas Electronics
File Size 98.26 KB
Description Parallel-Load 8-bit Shift Register
Datasheet download datasheet HD74LV166A Datasheet
Additional preview pages of the HD74LV166A datasheet.

📁 Similar Datasheet

  • HD74LV166A - Parallel-Load 8-bit Shift Register (Hitachi Semiconductor)
  • HD74LV161A - Synchronous 4-bit Binary Counter (Direct Clear) (Hitachi Semiconductor)
  • HD74LV163A - Synchronous 4-bit Binary Counter (Synchronous Clear) (Hitachi Semiconductor)
  • HD74LV164A - 8-bit Parallel-out Serial-in Shift Register (Hitachi Semiconductor)
  • HD74LV165A - Parallel-Load 8-bit Shift Register (Hitachi Semiconductor)
  • HD74LV10A - Triple 3-input Positive NAND Gates (Hitachi Semiconductor)
  • HD74LV11A - Triple 3-input Positive AND Gates (Hitachi Semiconductor)
  • HD74LV123A - Dual Retriggerable Monostable Multivibrators (Hitachi Semiconductor)
  • HD74LV125A - Quad. Bus Buffer Gates with 3-state Outputs (Hitachi Semiconductor)
  • HD74LV126A - Quad. Bus Buffer Gates with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Preliminary Datasheet HD74LV166A Parallel-Load 8-bit Shift Register R04DS0002EJ0400 (Previous: REJ03D0321-0300) Rev.4.00 Aug 16, 2010 Description The HD74LV166A is 8-bit shift register with an output from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Shift/Load input is low, the data is loaded asynchronously in parallel. When the Shift/Load input is high, the data is loaded serially on the rising edge of either clock inhibit or Clock. Clear is asynchronous and active-low. The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g.
Published: |