900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Renesas Electronics Components Datasheet

ICS1893AF Datasheet

3.3-V 10Base-T/100Base-TX Integrated PHYceiver

No Preview Available !

ICS1893AF
Document Type: Data Sheet
Document Stage: Release
3.3-V 10Base-T/100Base-TX Integrated PHYceiver
General
The ICS1893AF is a lower cost, re-packaged version of the
ICS1893Y-10. The ICS1893AF is a fully integrated, Physical
Layer device (PHY) that is compliant with both the 10Base-T
and 100Base-TX CSMA/CD Ethernet Standard, ISO/IEC
8802-3. The ICS1893AF uses the same proven silicon as
the ICS1893Y-10 but offers a lower cost solution by using a
lower cost 300 mil. 48-lead SSOP package.
The ICS1893AF uses the same twisted-pair transmit and
receive circuits as the ICS1893Y-10, and the same
recommended board layout techniques apply to the
ICS1893AF.
The ICS1893AF is intended for Node applications using the
standard MII interface to the MAC.
All differences in the ICS1893AF / ICS1893Y-10 Feature Set
are listed in the Comparison Table on page 14.
Features
Single 3.3V power supply
Supports category 5 cables with attenuation in excess of
24dB at 100 MHz.
DSP-based baseline wander correction to virtually
eliminate killer packets
Low-power, 0.35-micron CMOS (typically 400 mW)
Single-chip, fully integrated PHY provides PCS, PMA,
PMD, and AUTONEG sublayers of IEEE standard
10Base-T and 100Base-TX IEEE 802.3 compliant
Clock or crystal supported
Media Independent Interface (MII) supported
Managed or Unmanaged Applications
10M or 100M Half and Full Duplex Modes
Auto-Negotiation with Parallel detection for Legacy
products
Fully integrated, DSP-based PMD includes:
– Adaptive equalization and baseline wander correction
– Transmit wave shaping and stream cipher scrambler
– MLT-3 encoder and NRZ/NRZI encoder
Loopback mode for Diagnostic Functions
Small footprint 48-pin 300 mil SSOP package. Available in
Industrial Temperature and Lead Free packaging.
ICS1893AF Block Diagram
10/100 MII
MAC
Interface
MII Serial
Management
Interface
Interface
MUX
MII
Extended
Register
Set
PCS
• Framer
• CRS/COL
Detection
• Parallel to Serial
• 4B/5B
Low-Jitter
Clock
Synthesizer
Clock
100Base-T
PMA
• Clock Recovery
• Link Monitor
• Signal Detection
• Error Detection
10Base-T
TP_PMD
• MLT-3
• Stream Cipher
• Adaptive Equalizer
• Baseline Wander
Correction
Configuration
and Status
Integrated
Switch
Auto-
Negotiation
Twisted-
Pair
Interface to
Magnetics
Modules and
RJ45
Connector
Power
LEDs and PHY
Address
ICS1893AF, Rev. F 05/13/10
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any information
being relied upon by the customer is current and accurate.
Octobe


Renesas Electronics Components Datasheet

ICS1893AF Datasheet

3.3-V 10Base-T/100Base-TX Integrated PHYceiver

No Preview Available !

ICS1893AF Data Sheet - Release
Table of Contents
Table of Contents
Section
Title
Page
Revision History
............................................................................................................................. 9
Chapter 1 Abbreviations and Acronyms ......................................................................................... 10
Chapter 2 Conventions and Nomenclature..................................................................................... 12
Chapter 3 Typical ICS1893AF Applications..................................................................................... 14
3.1 ICS1893AF / ICS1893Y-10 Pin Differences ...........................................................14
3.2 ICS1893AF / ICS1893Y-10 Shared Features .........................................................15
Chapter 4
4.1
4.2
Overview of the ICS1893AF............................................................................................. 16
100Base-TX Operation ..........................................................................................17
10Base-T Operation ...............................................................................................17
Chapter 5
5.1
5.1.1
5.1.2
5.2
5.3
5.4
5.5
5.6
5.7
Operating Modes Overview............................................................................................. 18
Reset Operations ...................................................................................................19
General Reset Operations .....................................................................................19
Specific Reset Operations .....................................................................................20
Power-Down Operations ........................................................................................21
Automatic Power-Saving Operations .....................................................................22
Auto-Negotiation Operations ..................................................................................22
100Base-TX Operations ........................................................................................23
10Base-T Operations .............................................................................................23
Half-Duplex and Full-Duplex Operations ...............................................................23
Chapter 6
6.1
6.2
6.3
6.3.1
6.3.2
6.4
6.5
Interface Overviews.......................................................................................................... 24
MII Data Interface ..................................................................................................25
Serial Management Interface .................................................................................26
Twisted-Pair Interface ............................................................................................26
Twisted-Pair Transmitter Interface .........................................................................27
Twisted-Pair Receiver Interface .............................................................................28
Clock Reference Interface .....................................................................................29
Status Interface ......................................................................................................31
Chapter 7
7.1
7.2
7.2.1
7.2.2
7.2.3
7.2.4
7.2.5
Functional Blocks............................................................................................................. 33
Functional Block: Media Independent Interface .....................................................34
Functional Block: Auto-Negotiation ........................................................................35
Auto-Negotiation General Process ........................................................................36
Auto-Negotiation: Parallel Detection ......................................................................37
Auto-Negotiation: Remote Fault Signaling .............................................................37
Auto-Negotiation: Reset and Restart .....................................................................38
Auto-Negotiation: Progress Monitor .......................................................................38
ICS1893AF, Rev D 10/26/04
Copyright © 2004, Integrated Circuit Systems, Inc.
All rights reserved.
2
October, 2004


Part Number ICS1893AF
Description 3.3-V 10Base-T/100Base-TX Integrated PHYceiver
Maker Renesas
PDF Download

ICS1893AF Datasheet PDF






Similar Datasheet

1 ICS1893AF 3.3-V 10Base-T/100Base-TX Integrated PHYceiver
Renesas
2 ICS1893AG 3.3V 10Base-T/100Base-TX Integrated PHYceiver
Integrated Circuit Systems





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy