Datasheet4U Logo Datasheet4U.com

IDT2308B - 3.3V ZERO DELAY CLOCK BUFFER

General Description

The 2308B is a high-speed phase-lock loop (PLL) clock multiplier.

It is designed to address high-speed clock distribution and multiplication applications.

The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

Key Features

  • Phase-Lock Loop Clock Distribution for.

📥 Download Datasheet

Datasheet Details

Part number IDT2308B
Manufacturer Renesas
File Size 864.28 KB
Description 3.3V ZERO DELAY CLOCK BUFFER
Datasheet download datasheet IDT2308B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT2308B 3.3V ZERO DELAY CLOCK MULTIPLIER IDT
IDT2308 3.3V ZERO DELAY CLOCK MULTIPLIER Integrated Device
IDT2308A 3.3V ZERO DELAY CLOCK MULTIPLIER Integrated Device Technology
IDT2305 3.3V ZERO DELAY CLOCK BUFFER IDT
IDT2305A 3.3V ZERO DELAY CLOCK BUFFER IDT

Other Datasheets by Renesas

Part Number Description
IDT2308 3.3V ZERO DELAY CLOCK BUFFER
IDT2308A 3.3V ZERO DELAY CLOCK BUFFER
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
IDT2305A 3.3V ZERO DELAY CLOCK BUFFER
IDT2305B 3.3V ZERO DELAY CLOCK BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
3.3 VOLT ZERO DELAY CLOCK MULTIPLIER DADTAATSAHSEHEETET 2308B Description The 2308B is a high-speed phase-lock loop (PLL) clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz. The 2308B has two banks of four outputs each that are controlled via two select addresses. By proper selection of input addresses, both banks can be put in tri-state mode. In test mode, the PLL is turned off, and the input clock directly drives the outputs for system testing purposes. In the absence of an input clock, the 2308B enters power down, and the outputs are tri-stated.