* An ultra-fine CMOS process has been adopted for low power consumption in a design.
* 5.0mmx5.0mm QFN (0.5mm pitch) * Built-in of 2CH H-bridge (with a FS/BTL.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download