Datasheet4U Logo Datasheet4U.com

74LCX00 - Low voltage CMOS QUAD 2-Input NAND gate

Description

The 74LCX00 device is a low-voltage CMOS quad dual input NAND gate manufactured with sub-micron silicon gate and double layer metal wiring C2MOS technology.

It is ideal for low-power and high-speed 3.3 V applications and can be interfaced to a 5 V signal environment for inputs.

Features

  • 5 V tolerant inputs.
  • High speed.
  • tPD = 4.3 ns (max. ) at VCC = 3 V.
  • Power-down protection on inputs and outputs.
  • Symmetrical output impedance.
  • |IOH| = IOL = 24 mA (min. ) at VCC = 3 V.
  • PCI bus levels guaranteed at 24 mA.
  • Balanced propagation delay.
  • tPLH ≅ tPHL.
  • Operating voltage range.
  • VCC (opr. ) = 2.0 V to 3.6 V.
  • Pin and function compatible with 74 series 00.
  • Latch-up performance exceeds 500 mA (JESD 17).
  • ESD.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LCX00 Low Voltage Quad 2-Input NAND Gate Fairchild Semiconductor
74LCX02 Low Voltage Quad 2-Input NOR Gate Fairchild Semiconductor
74LCX02 LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE Motorola
74LCX02 LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE ON Semiconductor
74LCX02 LOW VOLTAGE QUAD 2-INPUT NOR GATE Toshiba Semiconductor

Other Datasheets by STMicroelectronics

Part Number Description
74LCX139 LOW VOLTAGE CMOS DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74LCX162244 LOW VOLTAGE CMOS 16-BIT BUS BUFFER
74LCX245 LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER
74LCX32 LOW VOLTAGE CMOS QUAD 2-INPUT OR GATE
74LCX374 OCTAL D-TYPE FLIP FLOP NON-INVERTING

Full PDF Text Transcription

Click to expand full text
74LCX00 Low-voltage CMOS quad dual input NAND gate with 5 V tolerant inputs Datasheet −production data Features ■ 5 V tolerant inputs ■ High speed – tPD = 4.3 ns (max.) at VCC = 3 V ■ Power-down protection on inputs and outputs ■ Symmetrical output impedance – |IOH| = IOL = 24 mA (min.) at VCC = 3 V ■ PCI bus levels guaranteed at 24 mA ■ Balanced propagation delay – tPLH ≅ tPHL ■ Operating voltage range – VCC (opr.) = 2.0 V to 3.
Published: |