M48Z12 sram equivalent, 16 kbit (2 kb x 8) zeropower sram.
* Integrated, ultra low power SRAM and powerfail control circuit
* Unlimited WRITE cycles
* READ cycle time equals WRITE cycle time
* Automatic power-fail.
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2 Operation modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2.1 READ mode . . . . . . . . . . . ..
Image gallery
TAGS
Download (Size : 227.52KB)