* individual J,K, clock, and asynchronous set and clearinputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth
M54HC112 Datasheet (251.26 KB)
M54HC112
251.26 KB
Dual j-k flip flop.
M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR . . . . . . . . HIGH SPEED fMAX = 67 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = .
📁 Related Datasheet
M54HC11 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC113 DUAL J-K FLIP FLOP (ST Microelectronics)
M54HC10 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC107 DUAL J-K FLIP FLOP WITH CLEAR (ST Microelectronics)
M54HC109 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC123 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (ST Microelectronics)
M54HC125 Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
M54HC126 QUAD BUS BUFFERS (ST Microelectronics)
M54HC131 3 TO 8 LINE DECODER/LATCH (ST Microelectronics)
