Datasheet4U Logo Datasheet4U.com

M74HCT137 - 3 TO 8 LINE DECODER/LATCH INVERTING

General Description

The M54/74HCT137 is a high speed CMOS3TO8LINE DECODER/LATCH (INVERTING) fabricated in silicon 2 gateC MOStechnology.

Ithas the samehigh speed performance ofLSTTL combined with trueCMOSlow power consumption.

This device is a 3 to 8 line decoder with latches onthe three address inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
M74HCT157 QUAD 2 CHANNEL MULTIPLEXER STMicroelectronics
M74HCT158 QUAD 2 CHANNEL MULTIPLEXER STMicroelectronics
M74HCT241-1P Octal 3-State Noninverting Buffer/Line Driver/Line Receiver Mitsubishi
M74HCT241-FP Octal 3-State Noninverting Buffer/Line Driver/Line Receiver Mitsubishi
M74HCT4051 SINGLE 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER STMicroelectronics

Other Datasheets by STMicroelectronics

Part Number Description
M74HCT132 QUAD 2-INPUT SCHMITT NAND GATE
M74HCT138 3 TO 8 LINE DECODER INVERTING
M74HCT139 DUAL 2 TO 4 DECODER/DEMULTIPLEXER
M74HCT10 TRIPLE 3-INPUT NAND GATE
M74HCT125 QUAD BUS BUFFERS

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
M54HCT137 M74HCT137 3 TO 8 LINE DECODER/LATCH (INVERTING) . . . . . . . HIGH SPEED tPD = 17 ns (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS137 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) DESCRIPTION The M54/74HCT137 is a high speed CMOS3TO8LINE DECODER/LATCH (INVERTING) fabricated in silicon 2 gateC MOStechnology. Ithas the samehigh speed performance ofLSTTL combined with trueCMOSlow power consumption. This device is a 3 to 8 line decoder with latches onthe three address inputs.