Datasheet4U Logo Datasheet4U.com

SPEAR-09-H022 - large IP portfolio SoC

Description

.

.

.

.

.

Features

  • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces 200K customizable equivalent ASIC gates (16K LUT equivalent) with 8 channels internal DMA high speed accelerator function and 112 dedicated general purpose I/Os Multilayer AMBA 2.0 compliant Bus with fMAX 133 MHz Programmable internal clock generator with enhanced PLL function, specially optimized for E. M. I. reduction 16 KB single port SRAM embedded Dynamic RAM interface: 16 bit DDR, 32 / 16 bit SDRAM.

📥 Download Datasheet

📁 Similar Datasheet

  • SPEAR-09-H042 - large IP portfolio SoC (STMicroelectronics)
  • SPEAR-09-B042 - large IP portfolio SoC (STMicroelectronics)
  • SPEAR-09-P022 - Plus600 dual processor cores (STMicroelectronics)
  • SPEAR320S - Embedded MPU (STMicroelectronics)
  • SPEAr600 - Embedded MPU (STMicroelectronics)
  • SPE-EWN1-03-N3-MT - 6.0x5.0mm Tri-Chip Surface Mount LEDs (Marktech Optoelectronics)
  • SPE02M50T-A - Intelligent Power Module (JILIN SINO)
  • SPE02M50T-A - Intelligent Power Module (SPE)
  • SPE02M50T-C - Intelligent Power Module (JILIN SINO)
  • SPE0311 - Single-Line ESD Protection Array (SYNC POWER)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com SPEAR-09-H022 SPEAr™ Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features ■ ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces 200K customizable equivalent ASIC gates (16K LUT equivalent) with 8 channels internal DMA high speed accelerator function and 112 dedicated general purpose I/Os Multilayer AMBA 2.0 compliant Bus with fMAX 133 MHz Programmable internal clock generator with enhanced PLL function, specially optimized for E.M.I. reduction 16 KB single port SRAM embedded Dynamic RAM interface: 16 bit DDR, 32 / 16 bit SDRAM SPI interface connecting serial ROM and Flash devices 2 USB 2.0 Host independent ports with integrated PHYs USB 2.
Published: |