Datasheet4U Logo Datasheet4U.com

SPEAR-09-H122 - SPEAr TM Head600

Description

SPEAr Head600 is a powerful digital engine belonging to SPEAr family, the innovative customizable System on chip.

The device integrates an ARM 926 core with a large set of proven IPs and a big configurable logic block that allow very fast customization of unique and/or proprietary solution.

Features

  • ARM926EJ-S core @333MHz. 600KByte reconfigurable logic array with 88 dedicated General purposes I/Os, 9 LVDS channels and 128KByte configurable internal memory pool. Multilayer AMBA 2.0 compliant Bus with fMAX 166MHz 32KByte Rom. 8KByte common Static Ram. Dynamic Power saving features. High performance 8 channels DMA. Ethernet 10/100/1000 MAC with GMII/MII Interface to external PHY. USB2.0 device with integrated PHY. 2 USB2.0 Host with integrated PHY. Ext. SDRAM memory interface:.

📥 Download Datasheet

📁 Similar Datasheet

  • SPEAR-09-H042 - large IP portfolio SoC (STMicroelectronics)
  • SPEAR-09-B042 - large IP portfolio SoC (STMicroelectronics)
  • SPEAR-09-P022 - Plus600 dual processor cores (STMicroelectronics)
  • SPEAR320S - Embedded MPU (STMicroelectronics)
  • SPEAr600 - Embedded MPU (STMicroelectronics)
  • SPE-EWN1-03-N3-MT - 6.0x5.0mm Tri-Chip Surface Mount LEDs (Marktech Optoelectronics)
  • SPE02M50T-A - Intelligent Power Module (JILIN SINO)
  • SPE02M50T-A - Intelligent Power Module (SPE)
  • SPE02M50T-C - Intelligent Power Module (JILIN SINO)
  • SPE0311 - Single-Line ESD Protection Array (SYNC POWER)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com SPEAR-09-H122 SPEAr™ Head600 Preliminary Data Features ■ ■ ARM926EJ-S core @333MHz. 600KByte reconfigurable logic array with 88 dedicated General purposes I/Os, 9 LVDS channels and 128KByte configurable internal memory pool. Multilayer AMBA 2.0 compliant Bus with fMAX 166MHz 32KByte Rom. 8KByte common Static Ram. Dynamic Power saving features. High performance 8 channels DMA. Ethernet 10/100/1000 MAC with GMII/MII Interface to external PHY. USB2.0 device with integrated PHY. 2 USB2.0 Host with integrated PHY. Ext. SDRAM memory interface: – 8/16bit (DDR1@200MHz) – 8/16bit (DDR2@333MHz) Flashes interface: – Nand 8/16bit – Serial (up to 50Mbps). 3-SPI Master/Slave up to 40Mbps. I2C Master/Slave mode - High, Fast and Slow speed. 2 independent UART up to 460.
Published: |