Datasheet4U Logo Datasheet4U.com

ST486DX - ST 486 DX ASIC CORE

Download the ST486DX datasheet PDF. This datasheet also covers the ST486DX_ST variant, as both devices belong to the same st 486 dx asic core family and are provided as variant models within a single manufacturer datasheet.

Features

  • allow for a dramatic improvement in battery life over systems designed with non-static 486 processors. During suspend mode the typical current consumption is less than 1 percent of the full operation current. Suspend mode is entered by either a hardware or a software initiated action. Using the hardware method to initiate suspend mode involves a twopin handshake between the SUSP# and SUSPA# signals. The software can initiate suspend mode through the execution of the HALT instruction. Once in sus.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ST486DX_ST-Microelectronics.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
ST480M Integrated 3-axis Magnetometer SENODIA
ST4828N Dual N Channel Enhancement Mode MOSFET Stanson
ST485A Very high speed low power RS-485/RS-422 transceiver STMicroelectronics
ST485B Low power RS-485/RS-422 transceiver STMicroelectronics
ST485C Low power RS-485/RS-422 transceiver STMicroelectronics

Other Datasheets by STMicroelectronics

Part Number Description
ST486DX PROGRAMMING MANUAL
ST485 Low power RS-485/RS-422 transceiver
ST485E LOW POWER RS-485/RS-422 TRANSCEIVER
ST4460FX High voltage fast-switching NPN Power transistor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ST 486 DX ASIC CORE Fully Static 3.3V 486 DX/DX2/DX4 ASIC CORE PRELIMINARY DATA s s s s s s s s s s Fully Static 486 compatible core able to operate from D.C to 120MHz Manufactured in a 0.35 micron five layer metal HCMOS process 8K byte unified instruction and data cache with write back capability Parallel processing integral floating point unit, with automatic power down mode Low Power system management modes Cell libraries for 2.2V and 3.3V supply with 5 V I/O interface capability 2 - input NAND delay of 0.160 ns (typ) with fanout = 2. Broad I/O functionality including LVCMOS, LVTTL, GTL, PECL, and LVDS. High drive I/O; capability of sinking up to 48 mA with slew rate control, current spike suppression and impedance matching.
Published: |