STLS2F02
Description
The STLS2F02 is a MIPS based 64-bit superscalar microprocessor, able to issue four instructions per clock cycle among six functional units: two integer, two single/double-precision floating-point, one 64-bit SIMD and one load/store unit. The micro architecture is organized with nine stages of pipeline and support of dynamic branch prediction.
