Core
* Max fCPU: 16 MHz * Advanced STM8A core with Harvard
architecture and 3-stage pipeline * Average 1.6 cycles/instruction resulting in 10
MIPS at 16 MHz f.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download