Core
* Max fCPU: 24 MHz
* Advanced STM8A core with Harvard architecture and 3-stage pipeline
* Average 1.6 cycles/instruction resulting in 10 MIPS at 16 MHz .

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Product line-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Block diagram . . . . . . . . . . . . . . ..

STM8AH61A8

STM8AH61A9

STM8AH6169

STM8AH6176

STM8AH6178

STM8AH6179

STM8AH6186

STM8AH6188

STM8AH6189

STM8AH6198

STM8AH6199

STM8AH619A

STM8AH5169

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts