Datasheet4U Logo Datasheet4U.com

STMIPID02 - Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer

Description

The STMIPID02 is a dual mode MIPI CSI-2 / SMIA CCP2 de-serializer targeted at mobile camera phone applications.

Manufactured using ST 65 nm process, it integrates two MIPI CSI-2 / SMIA CCP2 receivers.

The STMIPID02 can then support the main and the second cameras of a mobile camera phone.

Features

  • Dual mode camera de-serializer.
  • MIPI CSI-2 receivers.
  • Two-camera interface support.
  • One 1.6 Gbps dual data lane receiver for main camera with selectable 1/2 lane operation.
  • One 800 Mbps single data lane receiver for second camera.
  • Each MIPI D-PHY interface has a 400 MHz DDR clock lane.
  • MIPI D-PHY Pass through mode.
  • Selectable 0.81 or 0.9 D-PHY revision specification.
  • SMIA CCP2 receivers.
  • Two-camera interfa.

📥 Download Datasheet

Datasheet preview – STMIPID02

Datasheet Details

Part number STMIPID02
Manufacturer STMicroelectronics
File Size 2.02 MB
Description Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer
Datasheet download datasheet STMIPID02 Datasheet
Additional preview pages of the STMIPID02 datasheet.

📁 Similar Datasheet

  • STM-1116 - 800 - 1000 MHz High Linearity Active Transmit Mixer (ETC)
  • STM-2016 - 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer (Stanford Microdevices)
  • STM-3116 - High Linearity Active Transmit Mixer (Sirenza Microdevices)
  • STM-S3 - STRATUM 3 SIMPLIFIED CONTROL TIMING MODULES (Connor-Winfield)
  • STM-S3E - Stratum 3E Timing Module (Connor-Winfield)
  • STM025QVT-001 - LCD Module (Space Display)
  • STM1001 - Reset Circuit (ST Microelectronics)
  • STM101N - N-Channel MOSFET (SamHop Microelectronics)
  • STM102D - Dual Enhancement Mode Field Effect Transistor (SamHop)
  • STM105N - N-Channel MOSFET (SamHop Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STMIPID02 Datasheet Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer VFBGA Features • Dual mode camera de-serializer • MIPI CSI-2 receivers – Two-camera interface support – One 1.6 Gbps dual data lane receiver for main camera with selectable 1/2 lane operation – One 800 Mbps single data lane receiver for second camera – Each MIPI D-PHY interface has a 400 MHz DDR clock lane – MIPI D-PHY Pass through mode – Selectable 0.81 or 0.
Published: |