Datasheet4U Logo Datasheet4U.com

KMM366S823DTS - Unbuffered DIMM

Description

The Samsung KMM366S823DTS is a 8M bit x 64 Synchronous Dynamic RAM high density memory module.

The Samsung KMM366S823DTS consists of eight CMOS 8M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 168-pin glass-epoxy substrate.

Features

  • 2CLKs tRC ≥ tRC(min) CKE ≤ 0.2V mA 48 24 24 200 120 mA mA mA Operating current (Burst mode) Refresh current Self refresh current ICC4 920 mA 1 et4U. com DataSheet4U. com 1,080 8 m.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
KMM366S1623AT 16M x 64 SDRAM DIMM Samsung
KMM366S1623BT PC100 SDRAM MODULE Samsung
KMM366S1623BTL PC66 SDRAM Module Samsung
KMM366S1623CT PC100 SDRAM MODULE Preliminary Samsung
KMM366S1623CTY PC100 SDRAM Module Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
KMM366S823DTF Unbuffered DIMM
KMM366S823AT SDRAM DIMM
KMM366S823CT PC100 Unbuffered DIMM
KMM366S823CTF Unbuffered DIMM
KMM366S823CTL Unbuffered DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com KMM366S823DTS Revision History Revision 0.0 (May., 1999) • PC133 first published. PC133 Unbuffered DIMM DataSheet4U.com DataShee REV. 0 May 1999 DataSheet4U.com DataSheet4U.com DataSheet 4 U .com www.DataSheet4U.com KMM366S823DTS KMM366S823DTS SDRAM DIMM PC133 Unbuffered DIMM 8Mx64 SDRAM DIMM based on 8Mx8, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION The Samsung KMM366S823DTS is a 8M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung KMM366S823DTS consists of eight CMOS 8M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 168-pin glass-epoxy substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM.
Published: |