Datasheet4U Logo Datasheet4U.com

K7K3236U2C Datasheet 1Mx36 & 2Mx18 DDRII CIO b2 SRAM

Manufacturer: Samsung Semiconductor

Overview: K7K3236U2C K7K3218U2C 1Mx36 & 2Mx18 DDRII+ CIO b2 SRAM 36Mb DDRII+ SRAM Specification 165 FBGA with Pb & Pb-Free (RoHS compliant) INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND. 1. For updates or additional information about Samsung products, contact your nearest Samsung office. 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply. * Samsung Electronics reserves the right to change products or specification without notice. www.DataSheet4U.com -1- Rev. 1.0 August 2008 K7K3236U2C K7K3218U2C Document Title 1Mx36 & 2Mx18 DDRII+ CIO b2 SRAM 1Mx36-bit, 2Mx18-bit DDRTM II+ CIO b2 SRAM Revision History Rev. No. 1.0 History 1. First Release Draft Date Aug. 28, 2008 Remark Final www.DataSheet4U.com -2- Rev. 1.

Download the K7K3236U2C datasheet PDF. This datasheet also includes the K7K3218U2C variant, as both parts are published together in a single manufacturer document.

Key Features

  • 1.8V+0.1V/-0.1V Power Supply.
  • DLL circuitry for wide output data valid window and future freguency scaling.
  • I/O Supply Voltage 1.5V+0.1V/-0.1V.
  • Pipelined, double-data rate operation.
  • Common data input/output bus.
  • HSTL I/O.
  • Full data coherency, providing most current data.
  • Synchronous pipeline read with self timed late write.
  • Read latency : 2.5 clock cycles.
  • Registered address, control and data input.