Datasheet4U Logo Datasheet4U.com

SIS5501 Datasheet Pci/isa Cache Memory Controller

Manufacturer: Silicon Integrated System

Overview: .. Pentium/P54C PCI/ISA Chipset 1 5501/5502/5503 Overview SiS5501 SiS5502 SiS5503 PCI/ISA Cache Memory Controller (PCMC) PCI Local Data Buffer (PLDB) PCI System I/O (PSIO) A whole set of the SiS5501, 5502, and 5503 provides fully integrated support for the Pentium/P54C PCI/ISA system. The chipset is developed by using a very high level of function integration and system partitioning. With the SiS5501, SiS5502, and SiS5503 chipset, only 12 TTLs (include 3 DRAM address buffer) are required to implement a low cost, high performance, Pentium/P54C PCI/ISA system. Figure 1 shows the system block diagram. SRAM CPU Pentium , P54C 373 Address Data HOST BUS PCMC 5501 Address/Data 244 DRAM PLDB 5502 PCI BUS PSIO 5503 IDE Buffers IDE Drives PCI Local Device #1 ISA Device #1 PCI Local Device #2 ISA Device #2 * * * * * * XD BUS 245 Address Data ISA BUS Figure 1.1 System Block Diagram Preliminary V2.0 April 2, 1995 1 Silicon Integrated Systems Corporation .. SiS5501 PCI/ISA Cache Memory Controller 2. SiS5501 2.

This datasheet includes multiple variants, all published together in a single manufacturer document.

Datasheet Details

Part number SIS5501
Manufacturer Silicon Integrated System
File Size 632.88 KB
Description PCI/ISA Cache Memory Controller
Datasheet SIS5501 SIS5502 Datasheet (PDF)

Key Features

  • Supports the 51060, 56766, 73590, 815100 MHz and 75 MHz Pentium Processor Supports M1 and Other Pentium Compatible CPU Supports the Pipelined Address Mode of the Pentium or the P54C Processor Integrated Second Level ( L2 ) Cache Controller - Write Through and Write Back Cache Modes - 8 bits or 7 bits Tag with Direct Mapped Organization - Supports Standard and Burst SRAMs - Supports 64 KBytes to 2 MBytes Cache Sizes - Cache Read/Write Cycle of 3-2-2-2 or.

SIS5501 Distributor