Datasheet4U Logo Datasheet4U.com

Si5356B - QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR

Key Features

  • Generates any frequency from 1 to.
  • OEB pin disables all outputs or per 200 MHz on each of the 4 output banks bank OEB control via I2C.
  • Eight CMOS clock outputs.
  • Low jitter: 1.5 ps rms phase jitter.
  • Programmable frequency configuration.
  • Excellent PSRR performance.
  • 0 ppm frequency synthesis error for any eliminates need for external power combination of frequencies supply filtering.
  • 19 to 30 MHz xtal or 5.
  • 200 MHz input clk.
  • Low power.

📥 Download Datasheet

Datasheet Details

Part number Si5356B
Manufacturer Silicon Labs
File Size 782.81 KB
Description QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR
Datasheet download datasheet Si5356B Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SI5350A-B FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR Silicon Laboratories
SI5350B-B FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + VCXO Silicon Laboratories
Si5350C FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + PLL Silicon Laboratories
SI5350C-B FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + PLL Silicon Laboratories
Si5351 ANY-FREQUENCY CMOS CLOCK-GENERATOR+VCXO Skyworks

Other Datasheets by Silicon Labs

Part Number Description
SI5356 QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR
SI5356A QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR
SI535 (SI535 / SI536) ULTRA LOW JITTER CRYSTAL OSCILLATOR
SI5351 I2C-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR+VCXO
SI5351A I2C-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR+VCXO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Si5356B I 2C P R O G R A M M A B L E, A N Y- F R E Q U E N C Y 1 – 2 0 0 M H Z, QUAD FREQUENCY 8-OUTPUT CLOCK GENERATOR Features  Generates any frequency from 1 to  OEB pin disables all outputs or per 200 MHz on each of the 4 output banks bank OEB control via I2C  Eight CMOS clock outputs  Low jitter: 1.5 ps rms phase jitter  Programmable frequency configuration  Excellent PSRR performance  0 ppm frequency synthesis error for any eliminates need for external power combination of frequencies supply filtering  19 to 30 MHz xtal or 5–200 MHz input clk  Low power: 45 mA (core)  Easy to use programming software  Core VDD: 1.8, 2.5, or 3.3 V  Configurable “triple A” spread spectrum:  Separate VDDO for each bank of any clock, any frequency, and with any outputs: 1.